XIP1111B from Xiphera is a balanced Intellectual Property (IP) core implementing the Advanced Encryption Standard (AES) in Galois Counter Mode (GCM). AES-GCM is a widely used cryptographic algorithm for Authenticated Enryption with Associated Data (AEAD) purposes, as it provides both data confidentiality and authenticity.
XIP1111B has been designed for easy integration with FPGA- and ASIC-based designs in a vendor-agnostic design methodology, and the functionality of XIP1111B does not rely on any FPGA manufacturer-specific features.
The main functionality of XIP1111B depends on the mode of operation. When XIP1111B operates in the encryption and authentication tag calculation mode, it encrypts the incoming plaintext blocks into ciphertext blocks, and in addition to this also calculates a 128 bits long authentication tag from both the incoming plaintext and associated data.
When XIP1111B operates in the decryption and tag validity cheching mode, it decrypts the incoming ciphertext blocks into plaintext blocks, and validates the received authentication tag value by calculating the tag from the incoming ciphertext and associated data blocks and comparing the resulting tag value with the received tag value. As defined by the GCM mode of operation, associated data is included in the authentication tag calculation.
XIP1111B can also operate with zero-length associated data, meaning that XIP1111B treats all signals on the input data_in as plaintext to be encrypted or as ciphertext to be decrypted. XIP1111B can also operate with zero-length plaintext or ciphertext, in which case it acts only as an authenticator or authentication validity checker.
XIP1111B outputs first the associated data, followed by encrypted plaintext or decrypted ciphertext (depending on the mode of operation), and as the last output the tag value and associated status signals.
For more technical and commercial details, including FPGA resources & peak performance as well as ordering instructions, open the full product brief in PDF. Contact us by sending and email to , and we’ll get back to you as soon as possible.
Figure 1: Internal high-level block diagram of XIP1111B.
 The parameterizable input and output FIFOs may optionally be instantiated with internal memory blocks, but the actual XIP1111B kernel requires only logic resources.
 As is typical for AEAD algorithms, the highest throughput is achieved for long messages.
 XIP1111B is also available with 128-bits long interfaces, please contact for details.
Xiphera Ltd © 2021