

# XIP1113B: AES256-GCM

# Advanced Encryption Standard (256-bit key), Galois Counter Mode IP Core

Product Brief ver. 1.4.1 January 29, 2024

sales@xiphera.com

#### Introduction

XIP1113B from Xiphera is a balanced Intellectual Property (IP) core implementing the Advanced Encryption Standard (AES) [2] in Galois Counter Mode (GCM) [3]. AES-GCM is a widely used cryptographic algorithm for Authenticated Enryption with Associated Data (AEAD) purposes, as it provides both data confidentiality and authenticity.

XIP1113B has been designed for easy integration with FPGA- and ASIC-based designs in a vendor-agnostic design methodology, and the functionality of XIP1113B does not rely on any FPGA manufacturer-specific features.

## **Key Features**

- Compact resource requirements: The entire XIP1113B requires 3571 Adaptive Lookup Modules (ALMs) (Intel® Agilex® I), and does not require any multipliers, DSPBlocks or internal memory¹ in a typical FPGA implementation.
- Performance: Despite its compact size, XIP1113B achieves a throughput in the Gbps range<sup>2</sup>, for example 4.44+ Gbps in AMD<sup>®</sup> Kintex<sup>®</sup> UltraScale+.
- Standard Compliance: XIP1113B is fully compliant with both the Advanced Encryption Algorithm (AES) standard [2], as well as with the Galois Counter Mode (GCM) standard [3].
- Test Vector Compliance: XIP1113B passes all test vectors specified in [1].
- Flexible Interfaces ease the integration of XIP1113B with other FPGA logic and/or control software.

<sup>&</sup>lt;sup>1</sup>The parameterizable input and output FIFOs may optionally be instantiated with internal memory blocks, but the actual XIP1113B kernel requires only logic resources.

<sup>&</sup>lt;sup>2</sup>As is typical for AEAD algorithms, the highest throughput is achieved for long messages.

## **Functionality**

The main functionality of XIP1113B depends on the mode of operation. When XIP1113B operates in the encryption and authentication tag calculation mode, it encrypts the incoming plaintext blocks into ciphertext blocks, and in addition to this also calculates a 128 bits long authentication tag from both the incoming plaintext and associated data. When XIP1113B operates in the decryption and tag validity cheching mode, it decrypts the incoming ciphertext blocks into plaintext blocks, and validates the received authentication tag value by calculating the tag from the incoming ciphertext and associated data blocks and comparing the resulting tag value with the received tag value. As defined by the GCM mode of operation, associated data is included in the authentication tag calculation.

XIP1113B can also operate with zero-length associated data, meaning that XIP1113B treats all signals on the input data\_in as plaintext to be encrypted or as ciphertext to be decrypted. XIP1113B can also operate with zero-length plaintext or ciphertext, in which case it acts only as an authenticator or authentication validity checker.

XIP1113B outputs first the associated data, followed by encrypted plaintext or decrypted ciphertext (depending on the mode of operation), and as the last output the tag value and associated status signals.

## **Block Diagram**

The internal high-level block diagram of XIP1113B is depicted in Figure 1.

#### Interfaces

The external interfaces of XIP1113B are depicted in Figure 2. In addition to pure logic interface Xiphera can provide a register and/or streaming based interface to XIP1113B, which supports most commonly used interfaces including AXI4-Lite, AvalonMM, WishBone and for streaming AXI4-Stream. This provides easy integration with existing design and hard/soft processing units.

This Product Brief describes a high-level overview of the functionality and capabilities of XIP1113B. Please contact sales@xiphera.com for a complete datasheet with a detailed description of the input and output signals, startup procedure of XIP1113B, example simulation waveforms, and the FPGA resource requirements of your targeted FPGA family.

#### FPGA Resources and Performance

Table 1 presents the FPGA resource requirements for representative implementations on two different FPGA architectures. On request, the resource estimates can also be supplied for other FPGA families.



 $<sup>^*</sup>Throughput = \frac{f_{MAX}*128\ bits}{14\ clock\ cycles};$  achieved asymptotically with long packets.

<sup>†</sup>Quartus® Prime Pro 22.4.0, default compilation settings, industrial speedgrade.

<sup>&</sup>lt;sup>‡</sup>Vivado 2022.1, default compilation settings, industrial speedgrade.

<sup>§</sup>Radiant 2022.1.0, default compilation settings, synthesised with Synplify.

Diamond 3.12.0, default compilation settings, synthesised with Synplify.

Libero 2022.1.0.10, default compilation settings, industrial speedgrade.




Figure 1: Internal high-level block diagram of XIP1113B






Figure 2: Interface diagram of XIP1113B

Device	Resources	$f_{MAX}$	Max. throughput*
Intel® Agilex® I <sup>†</sup>	3571 ALM	556.79 MHz	5.09 Gbps
Intel® Arria® 10 GX†	2983 ALM	400.64 MHz	3.66 Gbps
Intel <sup>®</sup> Cyclone <sup>®</sup> 10 GX <sup>†</sup>	2983 ALM	402.41 MHz	3.68 Gbps
AMD® Zynq-7000® ‡	3626 LUT	184.95 MHz	1.69 Gbps
AMD® Zynq® MPSoC‡	3218 LUT	438.21 MHz	4.01 Gbps
AMD <sup>®</sup> Kintex <sup>®</sup> UltraScale+ <sup>‡</sup>	3144 LUT	485.20 MHz	4.44 Gbps
Lattice® CrossLink-NX® §	4467 LUT4, 16 EBR	178.51 MHz	1.63 Gbps
Lattice <sup>®</sup> ECP5 <sup>®</sup> ¶	5444 LUT4	131.77 MHz	1.20 Gbps
Lattice® CertusPro-NX® ¶	5603 LUT4	146.22 MHz	1.34 Gbps
Microchip® PolarFire®	6019 4LUT	120.53 MHz	1.10 Gbps

Table 1: Resource usage and performance of XIP1113B on representative FPGA families.

## **Example Use Cases**

XIP1113B has several applications, as AES-GCM is a popular AEAD algorithm in a number of standardized communications protocols, including IPSEC, MACSEC and TLS (Transport Layer Security) versions 1.2 and 1.3. Additionally, AES-GCM is used in fibre channel communications and tape storage applications.

## Ordering and Deliverables

Please contact sales@xiphera.com for pricing and your preferred delivery method. XIP1113B can be shipped in a number of formats, including netlist, source code, or encrypted source code.



Additionally, synthesis scripts, a comprehensive testbench, and a detailed datasheet including an integration guide are included.

## **Export Control**

XIP1113B protects data confidentiality and is a dual-use product as defined in the Wassenaar Arrangement. Consequently, the export of XIP1113B is controlled by Council Regulation (EC) No 428/2009 of 5 May 2009 and its subsequent changes.

XIP1113B can be immediately shipped to all European Union member states, Australia, Canada, Japan, New Zealand, Norway, Switzerland, United Kingdom, and the United States.

Export to other countries requires authorization from The Ministry for Foreign Affairs of Finland, and a typical processing time for an export authorization is a few weeks.

## **About Xiphera**

Xiphera specializes in secure and efficient implementations of standardized cryptographic algorithms on Field Programmable Gate Arrays (FPGAs) and Application Specific Integrated Circuits (ASICs). Our fully in-house designed product portfolio includes individual cryptographic Intellectual Property (IP) cores, as well as comprehensive security solutions built from a combination of individual IP cores.

Xiphera is a Finnish company operating under the laws of the Republic of Finland, and is fully owned by Finnish citizens and institutional investors.

#### **Contact**

Xiphera Oy Tekniikantie 12 FIN-02150 Espoo Finland sales@xiphera.com +358 20 730 5252

#### References

- [1] MACsec GCM-AES Test Vectors. http://www.ieee802.org/1/files/public/docs2011/bn-randall-test-vectors-0511-v1.pdf.
- [2] Specification for the Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197, 2001.
- [3] Morris J. Dworkin. SP 800-38D. Recommendation for Block Cipher Modes of Operation: Galois/Counter Mode (GCM) and GMAC. Technical report, Gaithersburg, MD, United States, 2007.



## **Revision history**

Version Date Changes

ver. 1.0 2022-5-10 The first version.

ver. 1.4.1 2024-01-29 Clarified interfaces and new FPGA resources for Intel Agilex

