



PEACE OF MIND IN A DANGEROUS WORLD

# XIP1213H: MACSEC AES256-GCM

## MACsec (IEEE 802.1AE) IP Core

Product Brief  
ver. 1.0.1  
April 15, 2024

[sales@xiphera.com](mailto:sales@xiphera.com)

---

## Introduction

XIP1213H from Xiphera is a high-speed<sup>1</sup> Intellectual Property (IP) core implementing the MACsec protocol as standardized in IEEE Std 802.1AE-2018 [2].

The MACsec protocol defines a security infrastructure for Layer 2 (as per the OSI model) traffic by assuring that a received frame has been sent by a transmitting station that claimed to send it. Furthermore, the traffic between stations is both encrypted to provide data confidentiality and authenticated to provide data integrity.

XIP1213H uses Advanced Encryption Standard [1] with 256 bits long key in Galois Counter Mode (AES-GCM) [3] to protect data confidentiality, data integrity and data origin authentication. The cipher suite is denoted either as GCM-AES-XPB-256 if the eXtended Packet Numbering (XPN)<sup>2</sup> is in use, or as GCM-AES-XPB-256 if XPN is not in use. Both GCM-AES-256 and GCM-AES-XPB-256 use Xiphera's IP core XIP1113H as the underlying building block for AES-GCM.

XIP1213H is best suited for traffic on 10/25/40 Gbps links<sup>3</sup>. XIP1213H can also in selected cases be retrofitted to existing FPGA designs without requiring a board re-spin, either if there are enough FPGA resources available or if a pin-compatible FPGA with additional resources can be used.

Key management (including key exchange) lies outside the scope of 802.1AE, and hence the functionality of XIP1213H is based on the assumption that key management is performed by externally to XIP1213H.

XIP1213H has been designed for easy integration with FPGA- and ASIC-based designs in a vendor-agnostic design methodology, and the functionality of XIP1213H does not rely on any FPGA manufacturer-specific features.

---

<sup>1</sup>Xiphera's high-speed (denoted by 'H' at the end of the ordering code) IP cores are designed to maximize the achievable FPGA performance.

<sup>2</sup>The eXtensible Packet Numbering (XPN), which was added to the MACsec standard in 2013, extends the packet number (PN) to 64 bits from the original 32 bits.

<sup>3</sup>The maximum achievable linerate depends on the FPGA.

## Key Features

- **Moderate** resource requirements: The entire XIP1213H requires 53842 Adaptive Lookup Modules (ALMs) (Intel® Agilex® F), and does not require any multipliers or DSPBlocks in a typical FPGA implementation.
- **Performance:** XIP1213H achieves a throughput in the tens of Gbps range<sup>4</sup>, for example 27.66+ Gbps in AMD® Zynq® MPSoC.
- **Standard Compliance:** XIP1213H is fully compliant with the MACsec protocol as standardized in IEEE Std 802.1AE-2018 [2]. The cipher suite (GCM-AES-128 or GCM-AES-256) is fully compliant with the Advanced Encryption Algorithm (AES) standard [1], as well as with the Galois Counter Mode (GCM) standard [3].
- **Test Vector Compliance:** XIP1213H passes the relevant test vectors specified in Annex C of IEEE Std 802.1AE-2018 [2].

## Functionality

The functionality of XIP1213H is divided into the transmit (Tx) and receive (Rx) datapaths, which operate independently of each other. The underlying cipher suite GCM-AES-(XPN)-256 is consequently instantiated twice, both for the Rx and Tx datapaths. The high-level structure of MACsec frame is presented in Figure 1 with the goal of understanding better the functionality of both datapaths.

MACsec operation is based on the concepts of unidirectional Secure Channels (SC) and Security Associations (SA) within each channel. Each SA uses its own Secure Association Key (SAK); establishing and managing keys is not part of the MACsec standard.

A high-level functionality of the Tx datapath (See also Figure 2) includes the SAK key lookup based on the Association Number (AN)<sup>5</sup> value. Additionally, a monotonically increasing Packet Number (PN)<sup>6</sup> is calculated, and this will be used as the Initialization Vector (IV) by the cipher suite.

The cipher suite in the transmit datapath of XIP1213H operates in the encryption and Integrity Check Value (ICV) calculation mode, meaning that it encrypts the incoming plaintext blocks into ciphertext blocks, and additionally calculates a 128 bits long ICV value from both the incoming plaintext and associated data. The original Ethernet frame is updated by adding a Security Tag (SecTAG)<sup>7</sup> starting with the MACsec type (0x88E5), encrypting the original EtherType with the payload, and appending the calculated ICV to the end of the original message.

After receiving an incoming MACsec frame, the first functionality of the Rx datapath is the SAK key<sup>8</sup> lookup. After the right SAK has been identified, the cipher suite in the receive path of XIP1213H operates in the decryption and tag validity checking mode. This means that the cipher suite decrypts the incoming ciphertext blocks into plaintext blocks, and validates the received ICV by calculating the ICV from the incoming ciphertext and associated data blocks and comparing the resulting value with the received ICV value. As defined by the GCM mode of operation, associated data is included in the ICV calculation. If the ICV checking is successful, the receive datapath

<sup>4</sup>The highest throughput is achieved for long messages.

<sup>5</sup>AN is a two bits long value identifying up to four different SAs within the context of an SC.

<sup>6</sup>PN was originally standardized as 32 bits long, but support for XPN has extended it to 64 bits.

<sup>7</sup>The length of the SecTAG is either 8 or 16 bytes.

<sup>8</sup>The number of SAKs is parameterizable in XIP1213H with the default value being eight (8).




Figure 1: MACsec frame structure. Adapted from Figure 8-1 in [2].

returns the original frame by removing the SecTAG and ICV, and replacing the MACsec type with the original EtherType.

XIP1213H also supports the bypass mode, where an incoming packet passes through the XIP1213H unaltered.

## Block Diagram

The internal high-level block diagram of XIP1213H is depicted in Figure 2.

## Interfaces

The external interfaces of XIP1213H are depicted in Figure 3, and they can be grouped into five logical groups:

- One Control and Status Register interface, I/O signal names beginning with `csr`
- Two Transmit interfaces, I/O signal names beginning with `txin` and `txout`
- Two Receive interfaces, I/O signal names beginning with `rxin` and `rxout`

This Product Brief describes a high-level overview of the functionality and capabilities of XIP1213H. Please contact [sales@xiphera.com](mailto:sales@xiphera.com) for a complete datasheet with a detailed description of the input and output signals, example simulation waveforms, and the FPGA resource requirements of your targeted FPGA family.

## FPGA Resources and Performance

Table 1 presents the FPGA resource requirements for representative implementations on different FPGA architectures. On request, the resource estimates can also be supplied for other FPGA families. The results in Table 1 were obtained by implementing the AES S-boxes in logic, and the




Figure 2: Internal high-level block diagram of XIP1213H

internal memory blocks are used to implement the internal input and output FIFOs<sup>9</sup>. If multiple usage numbers are present for the same FPGA architecture, the AES S-BOX implementation differs (4-input LUT, 6-input LUT or MEM).

Device	Resources	$f_{MAX}$	Max. throughput*
Intel® Agilex® F <sup>†</sup>	53842 ALM, 54 M20K	384.76 MHz	49.25 Gbps
Intel® Arria® 10 GT <sup>†</sup>	42226 ALM, 158 M20K	237.59 MHz	30.41 Gbps
Intel® Stratix® 10 GX <sup>†</sup>	54665 ALM, 54 M20K	270.93 MHz	34.68 Gbps
AMD® Zynq® MPSoC <sup>‡</sup>	61385 LUT, 4 RAMB36	216.12 MHz	27.66 Gbps
AMD® Virtex® UltraScale+ <sup>‡</sup>	60924 LUT, 4 RAMB36	314.47 MHz	40.25 Gbps
AMD® Versal® Prime <sup>‡</sup>	56500 LUT, 4 RAMB36	310.46 MHz	39.74 Gbps
Lattice® Avant® §	172923 LUT4, 25/64 EBR/SP16K	123.93 MHz	15.86 Gbps
Lattice® Avant® §	59682 LUT4, 25/552 EBR/SP16K	114.61 MHz	14.67 Gbps
Lattice® Avant® §	105931 LUT4, 25 EBR	114.88 MHz	14.70 Gbps
Microchip® PolarFire® ¶	100617 4LUT, 144/8 uSRAM/LSRAM	63.34 MHz	8.11 Gbps

Table 1: Resource usage and performance of XIP1213H on representative FPGA families.

<sup>9</sup>The size of the FIFOs is parameterizable.

\*Throughput =  $f_{MAX} * 128 \text{ bits}$ ; achieved asymptotically with long packets.

<sup>†</sup>Quartus® Prime Pro 21.1.0, default compilation settings, industrial speedgrade.

<sup>‡</sup>Vivado 2020.2, default compilation settings, industrial speedgrade.

<sup>§</sup>Radiant 2022.1.0, default compilation settings, synthesised with Synplify.

<sup>¶</sup>Libero 2022.1.0.10, default compilation settings, industrial speedgrade.




Figure 3: External interfaces of XIP1213H

### Example Use Cases

The primary application of XIP1213H is provide for confidentiality and integrity of data as well as source authentication for Layer 2. Consequently, XIP1213H is typically connected via an Ethernet MAC IP core to an external 10/25/40 Gbps link, and the CSR (Control and Status Register) interface

is connected to a processor<sup>10</sup>. An example use case is presented in Figure 4.

If the end application requires slower linerates (for example, 1 Gbps), the balanced MACsec IP cores XIP1211B and XIP1213B from Xiphra are the recommended design choice.




Figure 4: Example use case for XIP1213H.

## Ordering and Deliverables

Please contact [sales@xiphra.com](mailto:sales@xiphra.com) for pricing and your preferred delivery method. XIP1213H can be shipped in a number of formats, including netlist, source code, or encrypted source code. Additionally, synthesis scripts, a comprehensive testbench, and a detailed datasheet including an integration guide are included.

## Export Control

XIP1213H protects data confidentiality and is a dual-use product as defined in the Wassenaar Arrangement. Consequently, the export of XIP1213H is controlled by Council Regulation (EC) No 428/2009 of 5 May 2009 and its subsequent changes.

XIP1213H can be immediately shipped to all European Union member states, Australia, Canada, Japan, New Zealand, Norway, Switzerland, United Kingdom, and the United States.

Export to other countries requires authorization from The Ministry for Foreign Affairs of Finland, and a typical processing time for an export authorization is a few weeks.

## About Xiphra

Xiphra specializes in secure and efficient implementations of standardized cryptographic algorithms on Field Programmable Gate Arrays (FPGAs) and Application Specific Integrated Circuits (ASICs). Our fully in-house designed product portfolio includes individual cryptographic Intellectual Property (IP) cores, as well as comprehensive security solutions built from a combination of individual IP cores.

Xiphra is a Finnish company operating under the laws of the Republic of Finland, and is fully owned by Finnish citizens and institutional investors.

<sup>10</sup>The processor can also be an FPGA-based soft processor.

## Contact

Xiphera Oy  
Tekniikantie 12  
FIN-02150 Espoo  
Finland  
sales@xiphera.com  
+358 20 730 5252

## References

- [1] Specification for the Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197, 2001.
- [2] IEEE Standard for Local and metropolitan area networks-Media Access Control (MAC) Security. *IEEE Std 802.1AE-2018 (Revision of IEEE Std 802.1AE-2006)*, pages 1–239, Dec 2018.
- [3] Morris J. Dworkin. SP 800-38D. Recommendation for Block Cipher Modes of Operation: Galois/Counter Mode (GCM) and GMAC. Technical report, Gaithersburg, MD, United States, 2007.