



PEACE OF MIND IN A DANGEROUS WORLD

# XIP1213B: MACSEC AES256-GCM

## MACsec (IEEE 802.1AE) IP Core

Product Brief  
ver. 1.1  
September 20, 2023

sales@xiphera.com

---

## Introduction

XIP1213B from Xiphera is a balanced<sup>1</sup> Intellectual Property (IP) core implementing the MACsec protocol as standardized in IEEE Std 802.1AE-2018 [2].

The MACsec protocol defines a security infrastructure for Layer 2 (as per the OSI model) traffic by assuring that a received frame has been sent by a transmitting station that claimed to send it. Furthermore, the traffic between stations is both encrypted to provide data confidentiality and authenticated to provide data integrity.

XIP1213B uses Advanced Encryption Standard [1] with 256 bits long key in Galois Counter Mode (AES-GCM) [3] to protect data confidentiality, data integrity and data origin authentication. The cipher suite is denoted either as GCM-AES-XP-256 if the eXtended Packet Numbering (XPN)<sup>2</sup> is in use, or as GCM-AES-256 if XPN is not in use. Both GCM-AES-256 and GCM-AES-XP-256 use Xiphera's IP core XIP1113B as the underlying building block for AES-GCM.

XIP1213B is best suited for traffic on 1 Gbps links, and can be deployed using low-cost FPGA families. XIP1213B can also in selected cases be retrofitted to existing FPGA designs without requiring a board re-spin, either if there are enough FPGA resources available or if a pin-compatible FPGA with additional resources can be used.

Key management (including key exchange) lies outside the scope of 802.1AE, and hence the functionality of XIP1213B is based on the assumption that key management is performed by externally to XIP1213B.

XIP1213B has been designed for easy integration with FPGA- and ASIC-based designs in a vendor-agnostic design methodology, and the functionality of XIP1213B does not rely on any FPGA manufacturer-specific features.

---

<sup>1</sup>Xiphera's balanced (denoted by 'B' at the end of the ordering code) IP cores strike a balanced compromise between performance and FPGA resource usage.

<sup>2</sup>The eXtensible Packet Numbering (XPN), which was added to the MACsec standard in 2013, extends the packet number (PN) to 64 bits from the original 32 bits.

## Key Features

- **Moderate** resource requirements: The entire XIP1213B requires 9907 Adaptive Lookup Modules (ALMs) (Intel® Arria® 10 GX), and does not require any multipliers or DSPBlocks in a typical FPGA implementation.
- **Performance:** XIP1213B achieves a throughput in the Gbps range<sup>3</sup>, for example 3.78+ Gbps in Xilinx® Kintex® UltraScale+.
- **Standard Compliance:** XIP1213B is fully compliant with the MACsec protocol as standardized in IEEE Std 802.1AE-2018 [2]. The cipher suite (GCM-AES-256 or GCM-AES-XPN-256) is fully compliant with the Advanced Encryption Algorithm (AES) standard [1], as well as with the Galois Counter Mode (GCM) standard [3].
- **Test Vector Compliance:** XIP1213B passes the relevant test vectors specified in Annex C of IEEE Std 802.1AE-2018 [2].
- **32-bit FIFO Interfaces** ease the integration of XIP1213B with other FPGA logic and/or control software.

## Functionality

The functionality of XIP1213B is divided into the transmit (Tx) and receive (Rx) datapaths, which operate independently of each other. The underlying cipher suite GCM-AES-(XPN)-256 is consequently instantiated twice, both for the Rx and Tx datapaths. The high-level structure of MACsec frame is presented in Figure 1 with the goal of understanding better the functionality of both datapaths.

MACsec operation is based on the concepts of unidirectional Secure Channels (SC) and Security Associations (SA) within each channel. Each SA uses its own Secure Association Key (SAK); establishing and managing keys is not part of the MACsec standard.

A high-level functionality of the Tx datapath (See also Figure 2) includes the SAK key lookup based on the Association Number (AN)<sup>4</sup> value. Additionally, a monotonically increasing Packet Number (PN)<sup>5</sup> is calculated, and this will be used as the Initialization Vector (IV) by the cipher suite.

The cipher suite in the transmit datapath of XIP1213B operates in the encryption and Integrity Check Value (ICV) calculation mode, meaning that it encrypts the incoming plaintext blocks into ciphertext blocks, and additionally calculates a 128 bits long ICV value from both the incoming plaintext and associated data. The original Ethernet frame is updated by adding a Security Tag (SecTAG)<sup>6</sup> starting with the MACsec type (0x88E5), encrypting the original EtherType with the payload, and appending the calculated ICV to the end of the original message.

After receiving an incoming MACsec frame, the first functionality of the Rx datapath is the SAK key<sup>7</sup> lookup. After the right SAK has been identified, the cipher suite in the receive path of XIP1213B operates in the decryption and tag validity checking mode. This means that the cipher suite decrypts the incoming ciphertext blocks into plaintext blocks, and validates the received ICV by calculating the ICV from the incoming ciphertext and associated data blocks and comparing the

<sup>3</sup>The highest throughput is achieved for long messages.

<sup>4</sup>AN is a two bits long value identifying up to four different SAs within the context of an SC.

<sup>5</sup>PN was originally standardized as 32 bits long, but support for XPN has extended it to 64 bits.

<sup>6</sup>The length of the SecTAG is either 8 or 16 bytes.

<sup>7</sup>The number of SAKs is parameterizable in XIP1213B with the default value being eight (8).




Figure 1: MACsec frame structure. Adapted from Figure 8-1 in [2].

resulting value with the received ICV value. As defined by the GCM mode of operation, associated data is included in the ICV calculation. If the ICV checking is successful, the receive datapath returns the original frame by removing the SecTAG and ICV, and replacing the MACsec type with the original EtherType.

XIP1213B also supports the bypass mode, where an incoming packet passes through the XIP1213B unaltered.

## Block Diagram

The internal high-level block diagram of XIP1213B is depicted in Figure 2.

## Interfaces

The external interfaces of XIP1213B are depicted in Figure 3, and they can be grouped into five logical groups:

- One Control and Status Register interface, I/O signal names beginning with `csr`
- Two Transmit interfaces, I/O signal names beginning with `txin` and `txout`
- Two Receive interfaces, I/O signal names beginning with `rxin` and `rxout`

This Product Brief describes a high-level overview of the functionality and capabilities of XIP1213B. Please contact [sales@xiphera.com](mailto:sales@xiphera.com) for a complete datasheet with a detailed description of the input and output signals, example simulation waveforms, and the FPGA resource requirements of your targeted FPGA family.

## FPGA Resources and Performance

Table 1 presents the FPGA resource requirements for representative implementations on two different FPGA architectures. On request, the resource estimates can also be supplied for other FPGA




Figure 2: Internal high-level block diagram of XIP1213B




Figure 3: External interfaces of XIP1213B

families. The results in Table 1 were obtained by implementing the AES S-boxes in logic, and the internal memory blocks are used to implement the internal input and output FIFOs<sup>8</sup>.

<sup>8</sup>The size of the FIFOs is parameterizable.

\* $Throughput = \frac{f_{MAX} * 128 \text{ bits}}{14 \text{ clock cycles}}$ ; achieved asymptotically with long packets.

†Quartus® Prime Pro 21.1.0, default compilation settings, industrial speedgrade.

‡Vivado 2020.2, default compilation settings, industrial speedgrade.

§Radiant 2022.1.0, default compilation settings, synthesised with Synplify.

Device	Resources	$f_{MAX}$	Max. throughput*
Intel® Arria® 10 GX <sup>†</sup>	9907 ALM, 46 M20K	216.68 MHz	1.98 Gbps
Intel® Arria® 10 SX Soc <sup>†</sup>	9891 ALM, 46 M20K	229.73 MHz	2.10 Gbps
Intel® Cyclone® 10 GX <sup>†</sup>	9907 ALM, 46 M20K	214.50 MHz	1.96 Gbps
Xilinx® Kintex® UltraScale+ <sup>‡</sup>	14353 LUT, 4 RAMB36	413.74 MHz	3.78 Gbps
Xilinx® Zynq® MPSoC <sup>‡</sup>	14422 LUT, 4 RAMB36	348.43 MHz	3.19 Gbps
Lattice® CertusPro-NX <sup>§</sup>	23967 LUT4, 50 EBR	97.24 MHz	889.03 Mbps
Lattice® ECP5 <sup>¶</sup>	23867 LUT4, 42 EBR	99.10 MHz	906.04 Mbps
Microchip® PolarFire <sup>  </sup>	24402 4LUT, 122/8 uSRAM/LSRAM	75.06 MHz	686.24 Mbps

Table 1: Resource usage and performance of XIP1213B on representative FPGA families.

## Example Use Cases

The primary application of XIP1213B is provide for confidentiality and integrity of data as well as source authentication for Layer 2. Consequently, XIP1213B is typically connected via an Ethernet MAC IP core to an external 1Gbps link, and the CSR (Control and Status Register) interface is connected to a processor<sup>9</sup>. An example use case is presented in Figure 4.

If the end application requires higher linerates (for example, 10+ Gbps) than what XIP1213B can support, the high-performance MACsec IP cores XIP1211H and XIP1213H from Xiphera are the recommended design choice.




Figure 4: Example use case for XIP1213B.

## Ordering and Deliverables

Please contact [sales@xiphera.com](mailto:sales@xiphera.com) for pricing and your preferred delivery method. XIP1213B can be shipped in a number of formats, including netlist, source code, or encrypted source code. Additionally, synthesis scripts, a comprehensive testbench, and a detailed datasheet including an integration guide are included.

<sup>†</sup>Diamond 3.12.0, default compilation settings, synthesised with Synplify.

<sup>‡</sup>Libero 2022.1.0.10, default compilation settings, industrial speedgrade.

<sup>9</sup>The processor can also be an FPGA-based soft processor.

## Export Control

XIP1213B protects data confidentiality and is a dual-use product as defined in the Wassenaar Arrangement. Consequently, the export of XIP1213B is controlled by Council Regulation (EC) No 428/2009 of 5 May 2009 and its subsequent changes.

XIP1213B can be immediately shipped to all European Union member states, Australia, Canada, Japan, New Zealand, Norway, Switzerland, United Kingdom, and the United States.

Export to other countries requires authorization from The Ministry for Foreign Affairs of Finland, and a typical processing time for an export authorization is a few weeks.

## About Xiphera

Xiphera specializes in secure and efficient implementations of standardized cryptographic algorithms on Field Programmable Gate Arrays (FPGAs) and Application Specific Integrated Circuits (ASICs). Our fully in-house designed product portfolio includes individual cryptographic Intellectual Property (IP) cores, as well as comprehensive security solutions built from a combination of individual IP cores.

Xiphera is a Finnish company operating under the laws of the Republic of Finland, and is fully owned by Finnish citizens and institutional investors.

## Contact

Xiphera Oy  
Tekniikantie 12  
FIN-02150 Espoo  
Finland  
sales@xiphera.com  
+358 20 730 5252

## References

- [1] Specification for the Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197, 2001.
- [2] IEEE Standard for Local and metropolitan area networks-Media Access Control (MAC) Security. *IEEE Std 802.1AE-2018 (Revision of IEEE Std 802.1AE-2006)*, pages 1-239, Dec 2018.
- [3] Morris J. Dworkin. SP 800-38D. Recommendation for Block Cipher Modes of Operation: Galois/Counter Mode (GCM) and GMAC. Technical report, Gaithersburg, MD, United States, 2007.