Download your Xiphera's ASIC-specific product brief here.

Product Brief

TRNG

True Random Number Generator IP Core

Product code: XIP8001B

This IP Core from Xiphera a True Random Number Generator (TRNG) Intellectual Property (IP) core designed in generic and portable VHDL. It has been designed for easy integration with ASIC-based designs, and consequently its design methodology is vendor-agnostic, and includes the NIST SP 800-90B specified startup tests and online health tests. 

We're committed to your privacy. Xiphera uses the information you provide to us to contact you about our relevant content, products, and services. You may unsubscribe from these communications at any time. For more information, check out our Privacy Policy.

Proven security for ASIC designs

Xiphera’s cryptographic IP cores and security protocols provide support for ASIC designs. The IP cores are fully digital and therefore support in principle all ASIC process nodes.

Xiphera designs and implements cryptographic IP cores for FGPAs and ASICs.

Peace of mind in a dangerous world.

Xiphera protects your critical systems by designing security directly into hardware.