Download your Xiphera's resource sheet here.

Resource Sheet

IPsec IP Core

Product code: XIP7213E

IPsec (Internet Protocol Security) is a widely implemented protocol to secure communications across the Internet. Xiphera’s IPsec core enhances secure communication at layer three (Network) of the OSI model, ensuring the authenticity and confidentiality of data traffic. It leverages the Advanced Encryption Standard (AES) in Galois Counter Mode (GCM) with a 256-bit key length, for Encapsulating Security Payload (ESP) frame processing within the IPsec protocol.

This document details FPGA and ASIC resource requirements and performance for the default configuration, including instantiation parameters, supported features, and the selected bus interface.

We're committed to your privacy. Xiphera uses the information you provide to us to contact you about our relevant content, products, and services. You may unsubscribe from these communications at any time. For more information, check out our Privacy Policy.

Peace of mind in a dangerous world.

Xiphera protects your critical systems by designing security directly into hardware.

News
2025 was a year that strengthened Xiphera’s position in hardware-based cryptography and delivered clear, steady progress. Our direction remained clear: to build a scalable and internationally focused business around hardware cryptography, delivered as Intellectual Property (IP) cores and security protocol engines for ASICs and FPGAs, and designed without hidden software elements.
Quantum computers will eventually break today’s public key encryption, and attackers may already capture and store sensitive data to decrypt in the future. Critical information must be protected in advance, before quantum technology becomes widely available.
Xiphera Ltd and iWave Global have entered into a collaboration to combine Xiphera’s advanced cryptographic solutions with iWave’s extensive portfolio of Altera FPGA-based boards and solutions.