

# TLS and Post-Quantum Cryptography: Securing Communications Today and Tomorrow

Thursday June 1, 2023



**intel**

**Mark Frost**

FPGA Security and 5G Technical  
Marketing Manager, Intel Corporation

**XIPHERA**


**Kimmo Järvinen**

Co-founder and Chief Technical  
Officer, Xiphera Ltd.




# So what is TLS?

**Transport Layer Security (TLS)** is a [cryptographic protocol](#) designed to provide communications security over a computer network. The [protocol](#) is widely used in applications such as [email](#), [instant messaging](#), and [voice over IP](#), but its use in securing [HTTPS](#) remains the most publicly visible.



- [v1.3](#) is the latest (defined in 2018)
- Provides [confidentiality](#), [integrity](#) and [authenticity](#)



# How does it work?

- Client – Server protocol
  - Client requests a secure connection from the server
- Two layers: TLS Record and TLS Handshake. The former defines the message structures, the latter defines how client and server establish a secure session
- Handshake
  - Cipher selection
  - Server authentication (client authentication is also supported)
    - Typically done with digital certificates – PKI
  - Session key exchange – symmetric crypto
- Record
  - Application data records protected for confidentiality and integrity/authenticity
  - Nowadays most typically uses AES-GCM (but also other ciphers supported)

# TLS Use Cases – acceleration with FPGA

- NVMe™ over Fabrics (NVMe-oF™) : TCP or RoCE
  - Using a [transport protocol](#) over a network to connect remote NVMe devices, contrary to regular NVMe where physical NVMe devices are connected to a [PCIe bus](#) either directly or over a [PCIe switch](#) to a PCIe bus.
  - FPGA used to accelerate the TCP stack, with TLS on top
- Protecting streaming content
  - Content Service Provided (CSP)
  - Medical
  - Banking
  - Government
  - FPGA accelerates TLS encrypt function (server side)
- High speed Wireline Packet Sniffer
  - End point example


# TLS and Intel FPGA ?

Intel has a wide range of FPGAs suitable for TLS implementations



Intel® Agilex™ 7 FPGAs	Intel® Agilex™ 5 FPGAs
<b>F-Series / I-Series / M-Series</b>	<b>E-Series / D-Series</b>
573k – 4M	50k – 656k
485 Mb (32 GB HBM2e option)	69 Mb
Variable-Precision DSP Blocks	Enhanced DSP with AI Tensor Blocks
25,584	3,680
Quad-Core Arm Cortex-A53	Dual-Core Arm Cortex-A76 Dual-Core Arm Cortex-A55
116 Gbps XCVRs	28 Gbps XCVRs
PCIe 4.0/5.0, CXL	PCIe 4.0
DDR4/5, LPDDR5, QDR IV	DDR4/5, LPDDR4/5, QDR IV
768	444
120	32
37.5x34mm	15x15mm

# Intel FPGA : Securing your IP and your Data



Agilex FPGAs help secure your design and data from the ground up

Protect your IP

Secure Device Manager in all family members

Secure key vault for TLS

# How Does Post-Quantum Cryptography Affect the TLS Protocol?

**Kimmo Järvinen**


CTO, Co-founder, Xiphera Ltd.

Jun. 1, 2023



# TLS 1.3 Handshake



ClientHello







# TLS 1.3 Handshake






ClientHello



ServerHello






ClientHello



ServerHello





# Quantum Targets

ClientHello



ServerHello






ClientHello



ServerHello






ClientHello



**Break**

**digital signature**



ServerHello



key share (server)

server certificate

server certificate verify



# The Imminent Quantum Threat


- Quantum computers of cryptographic significance do not (probably) exist today!
  - **Record today, break tomorrow**
- TLS *authentication* cannot be broken retroactively
- TLS *key exchange* can be broken retroactively
  - But, each session must be attacked separately!
- **Key exchange must be protected today** if the communication must remain confidential for decades





# Why Hybrid Systems?

- We cannot fully trust that the new PQC schemes are secure
  - **Example:** NIST finalist Rainbow and Round 4 candidate SIKE were broken!
- Many recommend using a hybrid system
  - ANSSI (France) recommends it at least until 2030
  - Elliptic curves will not go away for a long time!



Source: ANSSI (2022)






# Hybrid Key Exchange





# Hybrid Key Exchange







# PQ-TLS Proposal

- An internet draft proposes a way to use **hybrid key exchange in TLS 1.3**
- Rather than having two separate “group” and “key share” fields in Client/ServerHello, there is only one; For example,
  - “group”: secp384r1\_kyber768
  - “key share”: Concatenation of secp384r1 key share and kyber768 key share
  - Concatenation of secp384r1 and kyber768 key shares fed into TLS KDF
- The internet draft suggest four hybrid groups, targeted for various use cases






# TLS 1.3 Handshake





# PQ-TLS 1.3 Handshake







# Xiphera's TLS and PQC Offering

## Transport Layer Security

- Product family extensions announced **today (June 1, 2023)**
- IP cores for both server and client sides
- Implements the whole TLS 1.3
  - Including TLS handshake and session key management
- Fast performance and high security
- Learn more: [xiphera.com/tls.php](https://xiphera.com/tls.php)

## xQlave® – Post-Quantum Cryptography

- Product family of efficient implementations of PQC algorithms
- Currently offering
  - CRYSTALS-Kyber (KEM)
  - CRYSTALS-Dilithium (digital signature)
- Learn more: [xiphera.com/pqc.php](https://xiphera.com/pqc.php)





# XIPHERA

## Thank you!

[www.xiphera.com](http://www.xiphera.com)

[kimmo.jarvinen@xiphera.com](mailto:kimmo.jarvinen@xiphera.com)

[mark.frost@intel.com](mailto:mark.frost@intel.com)





# XIPHERA

PEACE OF MIND IN A DANGEROUS WORLD

**Cryptography  
Under the Hood  
will continue  
in September!**

More info coming soon.

[www.xiphera.com](http://www.xiphera.com)

[kimmo.jarvinen@xiphera.com](mailto:kimmo.jarvinen@xiphera.com)

[mark.frost@intel.com](mailto:mark.frost@intel.com)





# References

- IETF: *Hybrid key exchange in TLS 1.3* (<https://datatracker.ietf.org/doc/draft-ietf-tls-hybrid-design/06/>)