



# XIP4001C: X25519

## Curve25519 Key Exchange IP Core

Product Brief  
ver. 1.0  
February 27, 2020

sales@xiphera.com

---

### Introduction

XIP4001C from Xiphera is a very compact Intellectual Property (IP) core designed for efficient key exchange using the X25519 protocol. XIP4001C implements arithmetic on Curve25519<sup>1</sup> [1], and provides a security level of 128 bits. Curve25519 is used in numerous contemporary security protocols and applications, including TLS 1.3.

XIP4001C has been designed for easy integration with FPGA- and ASIC-based designs in a vendor-agnostic design methodology, and the functionality of XIP4001C does not rely on any FPGA manufacturer-specific features.

### Key Features

- **Minimal Resource Requirements:** The entire XIP4001C requires less than 1.5k Logic Elements and uses only 1-2 multipliers/DSP Blocks<sup>2</sup> and one internal memory block in a typical FPGA implementation.
- **Constant Latency:** The execution time of XIP4001C is independent of the key value, and consequently provides protection against timing-based side-channel attacks.
- **Performance:** Despite its small size, XIP4001C can support more than 100 key exchange operations per second.
- **Standard Compliance:** XIP4001C is compliant with RFC7748 [1], and can be used as a part of many public-key protocols including IKEv2 (RFC 8031) [3] and TLS 1.3 (RFC 8446) [4].

---

<sup>1</sup>Curve25519 is formally defined as  $y^2 = x^3 + 486662x^2 + x$  over the finite field defined by the prime number  $2^{255} - 19$ .

<sup>2</sup>The exact number depends on the targeted FPGA architecture




Figure 1: Internal high-level block diagram of XIP4001C

## Functionality

XIP4001C calculates the operation  $Q_x = sP_x$  using the Montgomery Ladder Algorithm [2], where

- $P_x$  is the 255 bits long input argument
- $s$  is the secret key (32 bytes long)
- $Q_x$  is the 255 bits long point multiplication result

The internal word width as well as the bus widths for `din` and `dout` (See also Figure 2) is set to 17 bits, as this leads to an efficient internal implementation<sup>3</sup> of the multiplication algorithm.

## Block Diagram

The internal high-level block diagram of XIP4001C is depicted in Figure 1.

## Interfaces

The external interfaces of XIP4001C are depicted in Figure 2.

This Product Brief describes a high-level overview of the functionality and capabilities of XIP4001C. Please contact [sales@xiphera.com](mailto:sales@xiphera.com) for a complete datasheet with a detailed description of the input and output signals, startup procedure of XIP4001C, example simulation waveforms, and the FPGA resource requirements of your targeted FPGA family.

<sup>3</sup> $15 \cdot 17 \text{ bits} = 255 \text{ bits}$ .




Figure 2: External interfaces of XIP4001C

## FPGA Resources and Performance

Table 1 presents the FPGA resource requirements for representative low-cost implementations from two leading FPGA manufacturers. On request, the resource estimates can also be supplied for other FPGA families.

Device	Resources	$f_{MAX}$
Intel® Cyclone® 10 LP †	726 LE, 1 M9K, 2 multipliers	124 MHz
Xilinx® Artix®-7 *	514 LUT, 0.5 BRAM, 1 DSP	225 MHz
† Quartus II Prime 19.1., default compilation settings, industrial speedgrade		
* Vivado 19.1., default compilation settings, industrial speedgrade		

Table 1: Resource usage and performance of XIP4001C on representative FPGA families.

## Example Use Cases

XIP4001C can be used in combination with other Xiphera IP cores to design an FPGA-based security solution. Possible use cases include:

- Using the TRNG IP core XIP8001B to supply the required number of random bits for secret key derivation by the HKDF IP core XIP3322B, whose result will be used by XIP4001C.
- Using XIP4001C to exchange the 128 bits long secret key required for the AES-GCM -based communication with Xiphera IP cores XIP111B or XIP1111H.

The setup described above is also depicted in Figure 3.

If EdDSA (Edwards-curve Digital Signature Algorithm) digital signature verification is also required, the extended functionality offered by Xiphera IP Core XIP4003C is recommended.

XIP4001C can also be used to offload microcontroller / -processor based designs, if a software-based implementation of Curve25519 arithmetic is too slow.




Figure 3: Using XIP4001C with XIP8001B, XIP3322B, and XIP1111H

## Ordering and Deliverables

Please contact [sales@xiphera.com](mailto:sales@xiphera.com) for pricing and your preferred delivery method. XIP4001C can be shipped in a number of formats, including netlist, source code, or encrypted source code. Additionally, a comprehensive VHDL testbench and a detailed datasheet are included.

## About Xiphera

Xiphera specializes in secure and efficient implementations of standardized cryptographic algorithms on Field Programmable Gate Arrays (FPGAs). Our product portfolio includes individual cryptographic Intellectual Property (IP) cores, as well as comprehensive security solutions built from a combination of individual IP cores.

Xiphera is a Finnish company operating under the laws of the Republic of Finland, and is fully owned by Finnish citizens.

## Contact

Xiphera Oy  
 Otakaari 5  
 FIN-02150 Espoo  
 Finland  
[sales@xiphera.com](mailto:sales@xiphera.com)  
 +358 20 730 5252

## References

- [1] Adam Langley, Mike Hamburg, and Sean Turner. Elliptic Curves for Security. RFC 7748, January 2016.
- [2] Peter L. Montgomery. Speeding the Pollard and elliptic curve methods of factorization. *Mathematics of Computation*, 48:243–264, 1987.
- [3] Yoav Nir and Simon Josefsson. Curve25519 and Curve448 for the Internet Key Exchange Protocol Version 2 (IKEv2) Key Agreement. RFC 8031, December 2016.

- [4] Eric Rescorla. The Transport Layer Security (TLS) Protocol Version 1.3. RFC 8446, August 2018.