



# XIP3022B: SHA256 AND SHA224

## Secure Hash Algorithm (SHA256 and SHA224) IP Core

Product Brief

ver. 1.0.1

February 27, 2020

sales@xiphera.com

---

### Introduction

XIP3022B from Xiphera is a balanced Intellectual Property (IP) core implementing the secure hash algorithms SHA-224 and SHA-256 as specified in the Secure Hash Standard published by the National Institute of Standards and Technology (NIST) [1]. The message<sup>1</sup> is parsed and padded into 512 bits long message blocks, and the resulting message digest (hash value) is either 256 or 224 bits long.

XIP3022B has been designed for easy integration with FPGA- and ASIC-based designs in a vendor-agnostic design methodology, and the functionality of XIP3022B does not rely on any FPGA manufacturer-specific features.

### Key Features

- **Compact** resource requirements: The entire XIP3022B requires less than 1400 lookup tables (LUTs) (Xilinx<sup>®</sup> UltraScale+<sup>™</sup> MPSoC), and does not require any multipliers, DSPBlocks or internal memory in a typical FPGA implementation.
- **Performance:** Despite its compact size, XIP3022B achieves a throughput in the Gbps range<sup>2</sup>, for example 1.75+ Gbps in Xilinx<sup>®</sup> UltraScale+<sup>™</sup> MPSoC.
- **Standard Compliance:** XIP3022B is fully compliant with the Secure Hash Standard published by the National Institute of Standards and Technology (NIST) [1], and passes the test vectors published by NIST.
- Byte-orientated **32-bit Interface** eases the integration of XIP3022B with other FPGA logic and/or control software.

---

<sup>1</sup>The maximum total message size is  $2^{64} - 1$  bits.

<sup>2</sup>As is typical for sequential hash algorithms, the highest throughput is achieved for long messages.




Figure 1: Internal high-level block diagram of XIP3022B

## Functionality

The main functionality of XIP3022B is to calculate a message digest (also commonly known as a hash value) with a length of either 256 bits (SHA256) or 224 bits (SHA224). XIP3022B pads and parses the incoming message into 512 bits long message blocks as specified in the Secure Hash Standard [1], and adds the length information to the last 64 bits of the last 512 bits long message block.

After the message digest has been calculated, the result is output during consecutive eight (SHA256) or seven (SHA224) clock cycles on the 32 bits wide `digest` output signal.

After the message digest has been output, the hash algorithm in use for the next message can be controlled by changing the value on the input signal `sha256_or_224`,

## Block Diagram

The internal high-level block diagram of XIP3022B is depicted in Figure 1.

## Interfaces

The external interfaces of XIP3022B are depicted in Figure 2.




Figure 2: External interfaces of XIP3022B

This Product Brief describes a high-level overview of the functionality and capabilities of XIP3022B. Please contact sales@xiphera.com for a complete datasheet with a detailed description of the input and output signals, startup procedure of XIP3022B, example simulation waveforms, and the FPGA resource requirements of your targeted FPGA family.

## FPGA Resources and Performance

Table 1 presents the FPGA resource requirements for representative implementations on two different FPGA architectures. On request, the resource estimates can also be supplied for other FPGA families.

Device	Resources	$f_{MAX}$	Max. throughput <sup>‡</sup>
Intel <sup>®</sup> Cyclone <sup>®</sup> V <sup>†</sup>	955 ALM, 1218 REG	73 MHz	557 Mbps
Xilinx <sup>®</sup> UltraScale+ <sup>™</sup> MPSoC <sup>*</sup>	1395 LUT, 930 FF	230 MHz	1.75 Gbps

<sup>†</sup> Quartus II Prime 19.1., default compilation settings, industrial speedgrade

<sup>\*</sup> Vivado 19.1., default compilation settings, industrial speedgrade

<sup>‡</sup>  $Throughput = \frac{f_{MAX} * 512 \text{ bits}}{67 \text{ clock cycles}}$ ; achieved asymptotically with long packets.

Table 1: Resource usage and performance of XIP3022B on representative FPGA families.

The resource requirements will decrease slightly if only either SHA256 or SHA224 support is required from XIP3022B. Please contact sales@xiphera.com for additional details.

## Example Use Cases

The hashing algorithms supported by XIP3022B (SHA256 and SHA224) have numerous use cases in communications message and stored data authentication, and XIP3022B can also be used in FPGA-based implementations of blockchain technology.

As per the Secure Hash Standard [1], XIP3022B implements a keyless message digest calculation algorithm. In case a keyed hashing algorithm is required, Xiphera IP cores XIP3322B (HKDF and HMAC based on SHA256) and XIP3327C (HKDF and HMAC-SHA256 and SHA256/512) are recommended.

## Ordering and Deliverables

Please contact sales@xiphera.com for pricing and your preferred delivery method. XIP3022B can be shipped in a number of formats, including netlist, source code, or encrypted source code. Additionally, a comprehensive VHDL testbench and a detailed datasheet are included.

## About Xiphera

Xiphera specializes in secure and efficient implementations of standardized cryptographic algorithms on Field Programmable Gate Arrays (FPGAs). Our product portfolio includes individual cryptographic Intellectual Property (IP) cores, as well as comprehensive security solutions built from a combination of individual IP cores.

Xiphera is a Finnish company operating under the laws of the Republic of Finland, and is fully owned by Finnish citizens.

## Contact

Xiphera Oy  
Otakaari 5  
FIN-02150 Espoo  
Finland  
sales@xiphera.com  
+358 20 730 5252

## References

- [1] FIPS PUB 180-4 Secure Hash Standard (SHS). Technical report, National Institute of Standards & Technology, Gaithersburg, MD, United States, 2015.