



# XIP1101B: AES128-CTR

## Advanced Encryption Standard (128-bit key), Counter Mode IP Core

Product Brief  
ver. 1.0.1  
February 27, 2020

sales@xiphera.com

---

### Introduction

XIP1101B from Xiphera is a balanced Intellectual Property (IP) core implementing the Advanced Encryption Standard (AES) [1] in Counter Mode (CTR) [2].

The Counter mode of operation effectively turns a block cipher into a stream cipher, and provides a number of advantages from an implementation point of view. These include the ability to use the same key expansion functionality and datapath for both encryption and decryption, and the possibility to parallelize the FPGA-based implementation by unrolling and pipelining.

XIP1101B has been designed for easy integration with FPGA- and ASIC-based designs in a vendor-agnostic design methodology, and the functionality of XIP1101B does not rely on any FPGA manufacturer-specific features.

### Key Features

- **Compact** resource requirements: The entire XIP1101B requires less than 1000 Adaptive Lookup Modules (ALMs) (Intel<sup>®</sup> Cyclone<sup>®</sup>V), and does not require any multipliers or DSPBlocks<sup>1</sup>.
- **Performance:** XIP1101B achieves an impressive throughput in the Gbps range, for example 6.55+ Gbps in Xilinx<sup>®</sup> UltraScale+<sup>™</sup> MPSoC.
- **Standard Compliance:** XIP1101B is fully compliant with both the Advanced Encryption Algorithm (AES) standard [1], as well as with the Counter Mode (CTR) standard [2].
- **128-bit Interface or 32-bit Interface** ease the integration of XIP1101B with other FPGA logic and/or control software.

---

<sup>1</sup>The AES S-boxes can be implemented either in FPGA logic or internal memory blocks depending on the customer's preference




Figure 1: Internal high-level block diagram of XIP1101B, encryption mode

## Functionality

XIP1101B encrypts<sup>2</sup> the incoming 128 bits long plaintext blocks by XORing (exclusive-OR) them with the encrypted successive values of a counter. The counter is initialized with a 128 bits long initialization vector<sup>3</sup>, which is then incremented by one after each encryption with the same secret key.

XIP1101B is a balanced version of the Counter mode of operation, and the encryption of a 128 bits long plaintext block takes ten (10) clock cycles. The key expansion—which is identical for both encryption and decryption operation—is performed on-the-fly and does not affect the throughput or latency of XIP1101B.

## Block Diagram

The internal high-level block diagram of XIP1101B is depicted in Figure 1.

## Interfaces

The external interfaces of XIP1101B are depicted in Figure 2.

This Product Brief describes a high-level overview of the functionality and capabilities of XIP1101B. Please contact [sales@xiphera.com](mailto:sales@xiphera.com) for a complete datasheet with a detailed description of the input and output signals, startup procedure of XIP1101B, example simulation waveforms, and the FPGA resource requirements of your targeted FPGA family.

<sup>2</sup>The operation is identical in the decryption direction, where the only difference is decrypting ciphertext into plaintext.

<sup>3</sup>The initialization vector consists of a 32 bits long nonce, and a 96 bits long initial value.




Figure 2: External interfaces of XIP1101B

## FPGA Resources and Performance

Table 1 presents the FPGA resource requirements for representative implementations on two different FPGA architectures. On request, the resource estimates can also be supplied for other FPGA families.

Device	Resources	$f_{MAX}$	Max. throughput <sup>‡</sup>
Intel® Cyclone®V <sup>†</sup>	915 ALM, 20 M10K	148 MHz	1.89 Gbps
Xilinx® UltraScale+™ MPSoC <sup>*</sup>	1737 LUT BRAM	512 MHz	6.55 Gbps

<sup>†</sup> Quartus II Prime 19.1., default compilation settings, industrial speedgrade.

<sup>\*</sup> Vivado 19.1., default compilation settings, industrial speedgrade.

<sup>‡</sup>  $Throughput = \frac{f_{MAX} * 128 \text{ bits}}{10 \text{ clock cycles}}$

Table 1: Resource usage and performance of XIP1101B on representative FPGA families. AES S-boxes implemented either in internal memory blocks (Cyclone®V) or lookup tables (UltraScale+™ MPSoC).

## Example Use Cases

XIP1101B protects the confidentiality of the encrypted plaintext, and to additionally provide authenticity protection XIP1101B can be used as a building block in AES-GCM (Galois Counter Mode) (for example, Xiphera's IP cores XIP1111B and XIP1111H have XIP1101B for confidentiality protection). An alternative way to protect both confidentiality and authenticity is to use XIP1101B in combination with a keyed message authentication code (such as Xiphera's KMAC IP core).

## Ordering and Deliverables

Please contact [sales@xiphera.com](mailto:sales@xiphera.com) for pricing and your preferred delivery method. XIP1101B can be shipped in a number of formats, including netlist, source code, or encrypted source code.

Additionally, a comprehensive VHDL testbench and a detailed datasheet are included.

## Export Control

XIP1101B protects data confidentiality and is a dual-use product as defined in the Wassenaar Arrangement. Consequently, the export of XIP1101B is controlled by Council Regulation (EC) No 428/2009 of 5 May 2009 and its subsequent changes.

XIP1101B can be immediately shipped to all European Union member states, Australia, Canada, Japan, New Zealand, Norway, Switzerland, United Kingdom, and the United States.

Export to other countries requires authorization from The Ministry for Foreign Affairs of Finland, and a typical processing time for an export authorization is a few weeks.

## About Xiphera

Xiphera specializes in secure and efficient implementations of standardized cryptographic algorithms on Field Programmable Gate Arrays (FPGAs). Our product portfolio includes individual cryptographic Intellectual Property (IP) cores, as well as comprehensive security solutions built from a combination of individual IP cores.

Xiphera is a Finnish company operating under the laws of the Republic of Finland, and is fully owned by Finnish citizens.

## Contact

Xiphera Oy  
Otakaari 5  
FIN-02150 Espoo  
Finland  
sales@xiphera.com  
+358 20 730 5252

## References

- [1] Specification for the Advanced Encryption Standard (AES). Federal Information Processing Standards Publication 197, 2001.
- [2] Morris J. Dworkin. SP 800-38A 2001 Edition. Recommendation for Block Cipher Modes of Operation: Methods and Techniques. Technical report, Gaithersburg, MD, United States, 2001.